Started creating a submodule test project and the perf became bad very quickly. I only have 4 submodules, 1 IC and 10 or so passives. Not a lot of traces. See loom: https://www.loom.com/share/c6a6ae63a20a4083b1515b705e96b973